msm: camera: Add memory barrier for CSIPHY registers
Add memory barrier to sequence the register writes. Change-Id: Ide80d61b2626cace2ff4c541fe8fb33dea378c13 Signed-off-by:Viswanadha Raju Thotakura <viswanad@codeaurora.org> Signed-off-by:
Soundrapandian Jeyaprakash <jsoundra@codeaurora.org>
Loading
Please register or sign in to comment