Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 7b08623a authored by Takeshi Kihara's avatar Takeshi Kihara Committed by Simon Horman
Browse files

arm64: dts: r8a7795: add GPIO nodes 



Signed-off-by: default avatarTakeshi Kihara <takeshi.kihara.df@renesas.com>
Signed-off-by: default avatarUlrich Hecht <ulrich.hecht+renesas@gmail.com>
Signed-off-by: default avatarSimon Horman <horms+renesas@verge.net.au>
Acked-by: default avatarby: Geert Uytterhoeven <geert+renesas@glider.be>
parent b138e119

arch/arm64/boot/dts/renesas/r8a7795.dtsi

+112 −0
Original line number Diff line number Diff line
@@ -60,6 +60,118 @@ 
					(GIC_CPU_MASK_SIMPLE(1) | IRQ_TYPE_LEVEL_HIGH)>;

		};



		gpio0: gpio@e6050000 {

			compatible = "renesas,gpio-r8a7795",

				     "renesas,gpio-rcar";

			reg = <0 0xe6050000 0 0x50>;

			interrupts = <GIC_SPI 4 IRQ_TYPE_LEVEL_HIGH>;

			#gpio-cells = <2>;

			gpio-controller;

			gpio-ranges = <&pfc 0 0 16>;

			#interrupt-cells = <2>;

			interrupt-controller;

			clocks = <&cpg CPG_MOD 912>;

			power-domains = <&cpg>;

		};



		gpio1: gpio@e6051000 {

			compatible = "renesas,gpio-r8a7795",

				     "renesas,gpio-rcar";

			reg = <0 0xe6051000 0 0x50>;

			interrupts = <GIC_SPI 5 IRQ_TYPE_LEVEL_HIGH>;

			#gpio-cells = <2>;

			gpio-controller;

			gpio-ranges = <&pfc 0 32 28>;

			#interrupt-cells = <2>;

			interrupt-controller;

			clocks = <&cpg CPG_MOD 911>;

			power-domains = <&cpg>;

		};



		gpio2: gpio@e6052000 {

			compatible = "renesas,gpio-r8a7795",

				     "renesas,gpio-rcar";

			reg = <0 0xe6052000 0 0x50>;

			interrupts = <GIC_SPI 6 IRQ_TYPE_LEVEL_HIGH>;

			#gpio-cells = <2>;

			gpio-controller;

			gpio-ranges = <&pfc 0 64 15>;

			#interrupt-cells = <2>;

			interrupt-controller;

			clocks = <&cpg CPG_MOD 910>;

			power-domains = <&cpg>;

		};



		gpio3: gpio@e6053000 {

			compatible = "renesas,gpio-r8a7795",

				     "renesas,gpio-rcar";

			reg = <0 0xe6053000 0 0x50>;

			interrupts = <GIC_SPI 7 IRQ_TYPE_LEVEL_HIGH>;

			#gpio-cells = <2>;

			gpio-controller;

			gpio-ranges = <&pfc 0 96 16>;

			#interrupt-cells = <2>;

			interrupt-controller;

			clocks = <&cpg CPG_MOD 909>;

			power-domains = <&cpg>;

		};



		gpio4: gpio@e6054000 {

			compatible = "renesas,gpio-r8a7795",

				     "renesas,gpio-rcar";

			reg = <0 0xe6054000 0 0x50>;

			interrupts = <GIC_SPI 8 IRQ_TYPE_LEVEL_HIGH>;

			#gpio-cells = <2>;

			gpio-controller;

			gpio-ranges = <&pfc 0 128 18>;

			#interrupt-cells = <2>;

			interrupt-controller;

			clocks = <&cpg CPG_MOD 908>;

			power-domains = <&cpg>;

		};



		gpio5: gpio@e6055000 {

			compatible = "renesas,gpio-r8a7795",

				     "renesas,gpio-rcar";

			reg = <0 0xe6055000 0 0x50>;

			interrupts = <GIC_SPI 9 IRQ_TYPE_LEVEL_HIGH>;

			#gpio-cells = <2>;

			gpio-controller;

			gpio-ranges = <&pfc 0 160 26>;

			#interrupt-cells = <2>;

			interrupt-controller;

			clocks = <&cpg CPG_MOD 907>;

			power-domains = <&cpg>;

		};



		gpio6: gpio@e6055400 {

			compatible = "renesas,gpio-r8a7795",

				     "renesas,gpio-rcar";

			reg = <0 0xe6055400 0 0x50>;

			interrupts = <GIC_SPI 10 IRQ_TYPE_LEVEL_HIGH>;

			#gpio-cells = <2>;

			gpio-controller;

			gpio-ranges = <&pfc 0 192 32>;

			#interrupt-cells = <2>;

			interrupt-controller;

			clocks = <&cpg CPG_MOD 906>;

			power-domains = <&cpg>;

		};



		gpio7: gpio@e6055800 {

			compatible = "renesas,gpio-r8a7795",

				     "renesas,gpio-rcar";

			reg = <0 0xe6055800 0 0x50>;

			interrupts = <GIC_SPI 11 IRQ_TYPE_LEVEL_HIGH>;

			#gpio-cells = <2>;

			gpio-controller;

			gpio-ranges = <&pfc 0 224 4>;

			#interrupt-cells = <2>;

			interrupt-controller;

			clocks = <&cpg CPG_MOD 905>;

			power-domains = <&cpg>;

		};



		timer {

			compatible = "arm,armv8-timer";

			interrupts = <GIC_PPI 13