Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 6ea0297e authored by Laxman Dewangan's avatar Laxman Dewangan Committed by Stephen Warren
Browse files

ARM: tegra: add SPI nodes to Tegra114 DT 



NVIDIA's Tegra114 has 6 SPI controllers. These controllers are
redesign on T114 with different register interface.

Add DT entry for spi controllers and make it compatible with
"nvidia,tegra114-spi", since they are a new incompatible design.

Signed-off-by: default avatarLaxman Dewangan <ldewangan@nvidia.com>
[swarren: fixed reg property for 3rd SPI controller]
Signed-off-by: default avatarStephen Warren <swarren@nvidia.com>
parent cd467b7d

arch/arm/boot/dts/tegra114.dtsi

+72 −0
Original line number Diff line number Diff line
@@ -217,6 +217,78 @@ 
		status = "disabled";

	};



	spi@7000d400 {

		compatible = "nvidia,tegra114-spi";

		reg = <0x7000d400 0x200>;

		interrupts = <0 59 0x04>;

		nvidia,dma-request-selector = <&apbdma 15>;

		#address-cells = <1>;

		#size-cells = <0>;

		clocks = <&tegra_car 41>;

		clock-names = "spi";

		status = "disabled";

	};



	spi@7000d600 {

		compatible = "nvidia,tegra114-spi";

		reg = <0x7000d600 0x200>;

		interrupts = <0 82 0x04>;

		nvidia,dma-request-selector = <&apbdma 16>;

		#address-cells = <1>;

		#size-cells = <0>;

		clocks = <&tegra_car 44>;

		clock-names = "spi";

		status = "disabled";

	};



	spi@7000d800 {

		compatible = "nvidia,tegra114-spi";

		reg = <0x7000d800 0x200>;

		interrupts = <0 83 0x04>;

		nvidia,dma-request-selector = <&apbdma 17>;

		#address-cells = <1>;

		#size-cells = <0>;

		clocks = <&tegra_car 46>;

		clock-names = "spi";

		status = "disabled";

	};



	spi@7000da00 {

		compatible = "nvidia,tegra114-spi";

		reg = <0x7000da00 0x200>;

		interrupts = <0 93 0x04>;

		nvidia,dma-request-selector = <&apbdma 18>;

		#address-cells = <1>;

		#size-cells = <0>;

		clocks = <&tegra_car 68>;

		clock-names = "spi";

		status = "disabled";

	};



	spi@7000dc00 {

		compatible = "nvidia,tegra114-spi";

		reg = <0x7000dc00 0x200>;

		interrupts = <0 94 0x04>;

		nvidia,dma-request-selector = <&apbdma 27>;

		#address-cells = <1>;

		#size-cells = <0>;

		clocks = <&tegra_car 104>;

		clock-names = "spi";

		status = "disabled";

	};



	spi@7000de00 {

		compatible = "nvidia,tegra114-spi";

		reg = <0x7000de00 0x200>;

		interrupts = <0 79 0x04>;

		nvidia,dma-request-selector = <&apbdma 28>;

		#address-cells = <1>;

		#size-cells = <0>;

		clocks = <&tegra_car 105>;

		clock-names = "spi";

		status = "disabled";

	};



	rtc {

		compatible = "nvidia,tegra114-rtc", "nvidia,tegra20-rtc";

		reg = <0x7000e000 0x100>;