Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 66b5a337 authored by Mark Brown's avatar Mark Brown
Browse files

Merge remote-tracking branches 'spi/topic/octeon', 'spi/topic/pic32-sqi',... 

Merge remote-tracking branches 'spi/topic/octeon', 'spi/topic/pic32-sqi', 'spi/topic/pxa2xx' and 'spi/topic/qup' into spi-next
parents e2df04ed 568852b7 a3cfea04 089bd46d 9d04d8bc

drivers/spi/Kconfig

+7 −0
Original line number Diff line number Diff line
@@ -648,6 +648,13 @@ config SPI_TEGRA20_SLINK 
	help

	  SPI driver for Nvidia Tegra20/Tegra30 SLINK Controller interface.



config SPI_THUNDERX

	tristate "Cavium ThunderX SPI controller"

	depends on PCI && 64BIT && (ARM64 || COMPILE_TEST)

	help

	  SPI host driver for the hardware found on Cavium ThunderX

	  SOCs.



config SPI_TOPCLIFF_PCH

	tristate "Intel EG20T PCH/LAPIS Semicon IOH(ML7213/ML7223/ML7831) SPI"

	depends on PCI && (X86_32 || MIPS || COMPILE_TEST)

drivers/spi/Makefile

+2 −0
Original line number Diff line number Diff line
@@ -93,6 +93,8 @@ obj-$(CONFIG_SPI_TEGRA114) += spi-tegra114.o 
obj-$(CONFIG_SPI_TEGRA20_SFLASH)	+= spi-tegra20-sflash.o

obj-$(CONFIG_SPI_TEGRA20_SLINK)		+= spi-tegra20-slink.o

obj-$(CONFIG_SPI_TLE62X0)		+= spi-tle62x0.o

spi-thunderx-objs			:= spi-cavium.o spi-cavium-thunderx.o

obj-$(CONFIG_SPI_THUNDERX)		+= spi-thunderx.o

obj-$(CONFIG_SPI_TOPCLIFF_PCH)		+= spi-topcliff-pch.o

obj-$(CONFIG_SPI_TXX9)			+= spi-txx9.o

obj-$(CONFIG_SPI_XCOMM)		+= spi-xcomm.o

drivers/spi/spi-cavium-thunderx.c

0 → 100644
+120 −0
Original line number Diff line number Diff line 
/*

 * Cavium ThunderX SPI driver.

 *

 * Copyright (C) 2016 Cavium Inc.

 * Authors: Jan Glauber <jglauber@cavium.com>

 */



#include <linux/module.h>

#include <linux/pci.h>

#include <linux/spi/spi.h>



#include "spi-cavium.h"



#define DRV_NAME "spi-thunderx"



#define SYS_FREQ_DEFAULT 700000000 /* 700 Mhz */



static int thunderx_spi_probe(struct pci_dev *pdev,

			      const struct pci_device_id *ent)

{

	struct device *dev = &pdev->dev;

	struct spi_master *master;

	struct octeon_spi *p;

	int ret;



	master = spi_alloc_master(dev, sizeof(struct octeon_spi));

	if (!master)

		return -ENOMEM;



	p = spi_master_get_devdata(master);



	ret = pcim_enable_device(pdev);

	if (ret)

		goto error;



	ret = pci_request_regions(pdev, DRV_NAME);

	if (ret)

		goto error;



	p->register_base = pcim_iomap(pdev, 0, pci_resource_len(pdev, 0));

	if (!p->register_base) {

		ret = -EINVAL;

		goto error;

	}



	p->regs.config = 0x1000;

	p->regs.status = 0x1008;

	p->regs.tx = 0x1010;

	p->regs.data = 0x1080;



	p->clk = devm_clk_get(dev, NULL);

	if (IS_ERR(p->clk)) {

		ret = PTR_ERR(p->clk);

		goto error;

	}



	ret = clk_prepare_enable(p->clk);

	if (ret)

		goto error;



	p->sys_freq = clk_get_rate(p->clk);

	if (!p->sys_freq)

		p->sys_freq = SYS_FREQ_DEFAULT;

	dev_info(dev, "Set system clock to %u\n", p->sys_freq);



	master->num_chipselect = 4;

	master->mode_bits = SPI_CPHA | SPI_CPOL | SPI_CS_HIGH |

			    SPI_LSB_FIRST | SPI_3WIRE;

	master->transfer_one_message = octeon_spi_transfer_one_message;

	master->bits_per_word_mask = SPI_BPW_MASK(8);

	master->max_speed_hz = OCTEON_SPI_MAX_CLOCK_HZ;

	master->dev.of_node = pdev->dev.of_node;



	pci_set_drvdata(pdev, master);



	ret = devm_spi_register_master(dev, master);

	if (ret)

		goto error;



	return 0;



error:

	clk_disable_unprepare(p->clk);

	spi_master_put(master);

	return ret;

}



static void thunderx_spi_remove(struct pci_dev *pdev)

{

	struct spi_master *master = pci_get_drvdata(pdev);

	struct octeon_spi *p;



	p = spi_master_get_devdata(master);

	if (!p)

		return;



	clk_disable_unprepare(p->clk);

	/* Put everything in a known state. */

	writeq(0, p->register_base + OCTEON_SPI_CFG(p));

}



static const struct pci_device_id thunderx_spi_pci_id_table[] = {

	{ PCI_DEVICE(PCI_VENDOR_ID_CAVIUM, 0xa00b) },

	{ 0, }

};



MODULE_DEVICE_TABLE(pci, thunderx_spi_pci_id_table);



static struct pci_driver thunderx_spi_driver = {

	.name		= DRV_NAME,

	.id_table	= thunderx_spi_pci_id_table,

	.probe		= thunderx_spi_probe,

	.remove		= thunderx_spi_remove,

};



module_pci_driver(thunderx_spi_driver);



MODULE_DESCRIPTION("Cavium, Inc. ThunderX SPI bus driver");

MODULE_AUTHOR("Jan Glauber");

MODULE_LICENSE("GPL");

drivers/spi/spi-cavium.h

+3 −0
Original line number Diff line number Diff line 
#ifndef __SPI_CAVIUM_H

#define __SPI_CAVIUM_H



#include <linux/clk.h>



#define OCTEON_SPI_MAX_BYTES 9

#define OCTEON_SPI_MAX_CLOCK_HZ 16000000
@@ -17,6 +19,7 @@ struct octeon_spi { 
	u64 cs_enax;

	int sys_freq;

	struct octeon_spi_regs regs;

	struct clk *clk;

};



#define OCTEON_SPI_CFG(x)	(x->regs.config)

drivers/spi/spi-pic32-sqi.c

+2 −4
Original line number Diff line number Diff line
@@ -253,15 +253,13 @@ static struct ring_desc *ring_desc_get(struct pic32_sqi *sqi) 
		return NULL;



	rdesc = list_first_entry(&sqi->bd_list_free, struct ring_desc, list);

	list_del(&rdesc->list);

	list_add_tail(&rdesc->list, &sqi->bd_list_used);

	list_move_tail(&rdesc->list, &sqi->bd_list_used);

	return rdesc;

}



static void ring_desc_put(struct pic32_sqi *sqi, struct ring_desc *rdesc)

{

	list_del(&rdesc->list);

	list_add(&rdesc->list, &sqi->bd_list_free);

	list_move(&rdesc->list, &sqi->bd_list_free);

}



static int pic32_sqi_one_transfer(struct pic32_sqi *sqi,