Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 62ff9683 authored by Duc Dang's avatar Duc Dang
Browse files

arm64: dts: Add Designware I2C controller DTS entries for X-Gene v1 SoC 



This patch adds DTS entries for Designware I2C controller used in
APM X-Gene v1 SoC evaluation platform (Mustang board).

APM X-Gene v1 SoC has 2 I2C controllers. On Mustang board,
I2C1 is used to implement proxy I2C interface; I2C1 can be
used as I2C slave port (for BMC) or as I2C master port (if
no BMC is used). Only I2C1 DT entry is added in this
patch with default status as 'disabled'.

Signed-off-by: default avatarDuc Dang <dhdang@apm.com>
parent 1a47bc82

arch/arm64/boot/dts/apm/apm-storm.dtsi

+26 −0
Original line number Diff line number Diff line
@@ -417,6 +417,20 @@ 
				reg-names = "csr-reg";

				clock-output-names = "dmaclk";

			};



			i2cclk: i2cclk@17000000 {

				status = "disabled";

				compatible = "apm,xgene-device-clock";

				#clock-cells = <1>;

				clocks = <&ahbclk 0>;

				reg = <0x0 0x17000000 0x0 0x2000>;

				reg-names = "csr-reg";

				csr-offset = <0xc>;

				csr-mask = <0x4>;

				enable-offset = <0x10>;

				enable-mask = <0x4>;

				clock-output-names = "i2cclk";

			};

		};



		msi: msi@79000000 {
@@ -747,6 +761,18 @@ 
			};

		};



		i2c0: i2c0@10512000 {

			status = "disabled";

			#address-cells = <1>;

			#size-cells = <0>;

			compatible = "snps,designware-i2c";

			reg = <0x0 0x10512000 0x0 0x1000>;

			interrupts = <0 0x44 0x4>;

			#clock-cells = <1>;

			clocks = <&i2cclk 0>;

			bus_num = <0>;

		};



		phy1: phy@1f21a000 {

			compatible = "apm,xgene-phy";

			reg = <0x0 0x1f21a000 0x0 0x100>;