Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 5d2ed911 authored by Girish Mahadevan's avatar Girish Mahadevan
Browse files

ARM: dts: msm: Modify SE6's UART pins for SDM845 



Modify SE6's UART pin settings based on recommendations from the
hardware team.

Change-Id: I0f12c71aeae14d984347b399d08b41dd71876b68
Signed-off-by: default avatarGirish Mahadevan <girishm@codeaurora.org>
parent 8e96f4f7

arch/arm64/boot/dts/qcom/sdm845-pinctrl.dtsi

+21 −13
Original line number Diff line number Diff line
@@ -2080,33 +2080,41 @@ 
		};



		qupv3_se6_4uart_pins: qupv3_se6_4uart_pins {

			qupv3_se6_4uart_active: qupv3_se6_4uart_active {

			qupv3_se6_ctsrx: qupv3_se6_ctsrx {

				mux {

					pins = "gpio45", "gpio46", "gpio47",

								"gpio48";

					pins = "gpio45", "gpio48";

					function = "qup6";

				};



				config {

					pins = "gpio45", "gpio46", "gpio47",

								"gpio48";

					pins = "gpio45", "gpio48";

					drive-strength = <2>;

					bias-disable;

					bias-no-pull;

				};

			};



			qupv3_se6_4uart_sleep: qupv3_se6_4uart_sleep {

			qupv3_se6_rts: qupv3_se6_rts {

				mux {

					pins = "gpio45", "gpio46", "gpio47",

								"gpio48";

					function = "gpio";

					pins = "gpio46";

					function = "qup6";

				};



				config {

					pins = "gpio45", "gpio46", "gpio47",

								"gpio48";

					pins = "gpio46";

					drive-strength = <2>;

					bias-disable;

					bias-pull-down;

				};

			};

			qupv3_se6_tx: qupv3_se6_tx {

				mux {

					pins = "gpio47";

					function = "qup6";

				};



				config {

					pins = "gpio47";

					drive-strength = <2>;

					bias-pull-up;

				};

			};

		};

arch/arm64/boot/dts/qcom/sdm845-qupv3.dtsi

+4 −2
Original line number Diff line number Diff line
@@ -40,8 +40,10 @@ 
			<&clock_gcc GCC_QUPV3_WRAP_0_M_AHB_CLK>,

			<&clock_gcc GCC_QUPV3_WRAP_0_S_AHB_CLK>;

		pinctrl-names = "default", "sleep";

		pinctrl-0 = <&qupv3_se6_4uart_active>;

		pinctrl-1 = <&qupv3_se6_4uart_sleep>;

		pinctrl-0 = <&qupv3_se6_ctsrx>, <&qupv3_se6_rts>,

							<&qupv3_se6_tx> ;

		pinctrl-1 = <&qupv3_se6_ctsrx>, <&qupv3_se6_rts>,

							<&qupv3_se6_tx> ;

		interrupts-extended = <&pdc GIC_SPI 607 0>,

				<&tlmm 48 0>;

		status = "disabled";