Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 5ca929b9 authored by Ben Skeggs's avatar Ben Skeggs
Browse files

drm/nva3/fbram: restrict training pattern setup to GT218 



It doesn't look like the others have the registers.

Signed-off-by: default avatarBen Skeggs <bskeggs@redhat.com>
parent 8687c5d7

drivers/gpu/drm/nouveau/core/subdev/fb/ramnva3.c

+17 −15
Original line number Diff line number Diff line
@@ -335,6 +335,7 @@ nva3_ram_init(struct nouveau_object *object) 
	/* prepare for ddr link training, and load training patterns */

	switch (ram->base.type) {

	case NV_MEM_TYPE_DDR3: {

		if (nv_device(pfb)->chipset == 0xa8) {

			static const u32 pattern[16] = {

				0xaaaaaaaa, 0xcccccccc, 0xdddddddd, 0xeeeeeeee,

				0x00000000, 0x11111111, 0x44444444, 0xdddddddd,
@@ -352,6 +353,7 @@ nva3_ram_init(struct nouveau_object *object) 
				nv_wr32(pfb, 0x10f920, pattern[i % 16]);

			}

		}

	}

		break;

	default:

		break;