Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 56551da9 authored by Pankaj Dev's avatar Pankaj Dev Committed by Stephen Boyd
Browse files

drivers: clk: st: Incorrect register offset used for lock_status 



Incorrect register offset used for sthi407 clockgenC

Signed-off-by: default avatarPankaj Dev <pankaj.dev@st.com>
Signed-off-by: default avatarGabriel Fernandez <gabriel.fernandez@linaro.org>
Fixes: 51306d56 ("clk: st: STiH407: Support for clockgenC0")
Signed-off-by: default avatarStephen Boyd <sboyd@codeaurora.org>
parent 7b2a4635

drivers/clk/st/clkgen-fsyn.c

+1 −1
Original line number Diff line number Diff line
@@ -340,7 +340,7 @@ static const struct clkgen_quadfs_data st_fs660c32_C_407 = { 
		    CLKGEN_FIELD(0x30c, 0xf, 20),

		    CLKGEN_FIELD(0x310, 0xf, 20) },

	.lockstatus_present = true,

	.lock_status = CLKGEN_FIELD(0x2A0, 0x1, 24),

	.lock_status = CLKGEN_FIELD(0x2f0, 0x1, 24),

	.powerup_polarity = 1,

	.standby_polarity = 1,

	.pll_ops	= &st_quadfs_pll_c32_ops,