Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 511257e6 authored by Eric Engestrom's avatar Eric Engestrom Committed by Mauro Carvalho Chehab
Browse files

[media] Documentation: dt: media: fix spelling mistake



Fix spelling mistake.

Signed-off-by: default avatarEric Engestrom <eric@engestrom.ch>
Signed-off-by: default avatarHans Verkuil <hans.verkuil@cisco.com>
Signed-off-by: default avatarMauro Carvalho Chehab <mchehab@osg.samsung.com>
parent 03567776
Loading
Loading
Loading
Loading
+1 −1
Original line number Diff line number Diff line
@@ -20,7 +20,7 @@ The following properties are common to all Xilinx video IP cores.
- xlnx,video-format: This property represents a video format transmitted on an
  AXI bus between video IP cores, using its VF code as defined in "AXI4-Stream
  Video IP and System Design Guide" [UG934]. How the format relates to the IP
  core is decribed in the IP core bindings documentation.
  core is described in the IP core bindings documentation.

- xlnx,video-width: This property qualifies the video format with the sample
  width expressed as a number of bits per pixel component. All components must