Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 4ee340c0 authored by Rex Zhu's avatar Rex Zhu Committed by Greg Kroah-Hartman
Browse files

drm/amdgpu: fix bug set incorrect value to vce register 




[ Upstream commit e05208ded1905e500cd5b369d624b071951c68b9 ]

Set the proper bits for clockgating setup.

Signed-off-by: default avatarRex Zhu <Rex.Zhu@amd.com>
Acked-by: default avatarChristian König <christian.koenig@amd.com>
Signed-off-by: default avatarAlex Deucher <alexander.deucher@amd.com>
Signed-off-by: default avatarSasha Levin <alexander.levin@verizon.com>
Signed-off-by: default avatarGreg Kroah-Hartman <gregkh@linuxfoundation.org>
parent d8a544c9

drivers/gpu/drm/amd/amdgpu/vce_v3_0.c

+1 −1
Original line number Diff line number Diff line
@@ -182,7 +182,7 @@ static void vce_v3_0_set_vce_sw_clock_gating(struct amdgpu_device *adev, 
		WREG32(mmVCE_UENC_CLOCK_GATING_2, data);



		data = RREG32(mmVCE_UENC_REG_CLOCK_GATING);

		data &= ~0xffc00000;

		data &= ~0x3ff;

		WREG32(mmVCE_UENC_REG_CLOCK_GATING, data);



		data = RREG32(mmVCE_UENC_DMA_DCLK_CTRL);