Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 42a26837 authored by Linux Build Service Account's avatar Linux Build Service Account Committed by Gerrit - the friendly Code Review server
Browse files

Merge "ARM: dts: msm: Add swao csr node"

parents ecb7bf3f 54427644

arch/arm/boot/dts/qcom/sdxpoorwills-coresight.dtsi

+20 −0
Original line number Diff line number Diff line
@@ -17,6 +17,23 @@ 
		reg-names = "csr-base";



		coresight-name = "coresight-csr";

		qcom,usb-bam-support;

		qcom,hwctrl-set-support;

		qcom,set-byte-cntr-support;



		qcom,blk-size = <1>;

	};



	swao_csr: csr@6b0e000 {

		compatible = "qcom,coresight-csr";

		reg = <0x6b0e000 0x1000>;

		reg-names = "csr-base";



		clocks = <&clock_aop QDSS_CLK>;

		clock-names = "apb_pclk";



		coresight-name = "coresight-swao-csr";

		qcom,timestamp-support;



		qcom,blk-size = <1>;

	};
@@ -34,6 +51,7 @@ 


		coresight-name = "coresight-tmc-etr";

		coresight-ctis = <&cti0 &cti8>;

		coresight-csr = <&csr>;



		clocks = <&clock_aop QDSS_CLK>;

		clock-names = "apb_pclk";
@@ -93,6 +111,7 @@ 


		coresight-name = "coresight-tmc-etf";

		coresight-ctis = <&cti0 &cti8>;

		coresight-csr = <&csr>;

		arm,default-sink;



		clocks = <&clock_aop QDSS_CLK>;
@@ -1063,6 +1082,7 @@ 
			    "ddr-ch23-ctrl";



		coresight-name = "coresight-hwevent";

		coresight-csr = <&csr>;



		clocks = <&clock_aop QDSS_CLK>;

		clock-names = "apb_pclk";