Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 3e82fd3d authored by Odelu Kukatla's avatar Odelu Kukatla Committed by Gerrit - the friendly Code Review server
Browse files

clk: msm: Update pll clock ops for SDM439/SDM429 



pll hardware on SDM439/429 requires 50uSec to stabilise
after it has been brought out of reset. Update pll clock ops
where we add 50uSec delay before polling pll lock status.

Change-Id: Ib2b7c5c5be3fbb0ab64b5f9c06d6aaaede479a32
Signed-off-by: default avatarOdelu Kukatla <okukatla@codeaurora.org>
parent 90cb5ecd

drivers/clk/msm/clock-gcc-8952.c

+7 −0
Original line number Diff line number Diff line
@@ -216,6 +216,7 @@ static struct pll_clk a53ss_c0_pll = { 
	.config_reg = (void __iomem *)APCS_C0_PLL_USER_CTL,

	.status_reg = (void __iomem *)APCS_C0_PLL_STATUS,

	.freq_tbl = apcs_c0_pll_freq,

	.config_ctl_reg = (void __iomem *)APCS_C0_PLL_CONFIG_CTL,

	.masks = {

		.vco_mask = BM(29, 28),

		.pre_div_mask = BIT(12),
@@ -283,6 +284,7 @@ static struct pll_clk a53ss_c1_pll = { 
	.config_reg = (void __iomem *)APCS_C1_PLL_USER_CTL,

	.status_reg = (void __iomem *)APCS_C1_PLL_STATUS,

	.freq_tbl = apcs_c1_pll_freq,

	.config_ctl_reg = (void __iomem *)APCS_C1_PLL_CONFIG_CTL,

	.masks = {

		.vco_mask = BM(29, 28),

		.pre_div_mask = BIT(12),
@@ -4407,6 +4409,11 @@ static int msm_gcc_probe(struct platform_device *pdev) 
	if (compat_bin2 || compat_bin4 || compat_bin5)

		nbases = APCS_C0_PLL_BASE;



	if (compat_bin5 || compat_bin6) {

		a53ss_c0_pll.c.ops = &clk_ops_acpu_pll;

		a53ss_c1_pll.c.ops = &clk_ops_acpu_pll;

	}



	ret = get_mmio_addr(pdev, nbases);

	if (ret)

		return ret;