Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 3de9050b authored by Tony Truong's avatar Tony Truong Committed by Gerrit - the friendly Code Review server
Browse files

ARM: dts: msm: update PCIe clock frequencies for SDM845 



With the new addition of PCIe sleep clock in PCIe bus driver,
update PCIe clock frequency tables for SDM845.

Change-Id: I680874212f1b24723a2b4a8ebf84803315687eff
Signed-off-by: default avatarTony Truong <truong@codeaurora.org>
parent ddbece73

arch/arm64/boot/dts/qcom/sdm845-pcie.dtsi

+2 −2
Original line number Diff line number Diff line
@@ -259,7 +259,7 @@ 
				"pcie_tbu_clk", "pcie_phy_refgen_clk",

				"pcie_phy_aux_clk";



		max-clock-frequency-hz = <0>, <0>, <19200000>, <0>, <0>,

		max-clock-frequency-hz = <0>, <0>, <19200000>, <0>, <0>, <0>,

					<0>, <0>, <0>, <0>, <100000000>, <0>;



		resets = <&clock_gcc GCC_PCIE_0_BCR>,
@@ -595,7 +595,7 @@ 
				"pcie_tbu_clk", "pcie_phy_refgen_clk",

				"pcie_phy_aux_clk";



		max-clock-frequency-hz = <0>, <0>, <19200000>, <0>, <0>,

		max-clock-frequency-hz = <0>, <0>, <19200000>, <0>, <0>, <0>,

					<0>, <0>, <0>, <0>, <100000000>, <0>;



		resets = <&clock_gcc GCC_PCIE_1_BCR>,