Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 36fc0972 authored Apr 04, 2013 by Sylwester Nawrocki Committed by Kukjin Kim Apr 04, 2013

clk: exynos4: Correct sclk_mfc clock definition



This clock must be exported to allow lookup using device tree.

Signed-off-by: Sylwester Nawrocki <s.nawrocki@samsung.com>
Signed-off-by: Tomasz Figa <t.figa@samsung.com>
Signed-off-by: Kyungmin Park <kyungmin.park@samsung.com>
Reviewed-by: Thomas Abraham <thomas.abraham@linaro.org>
Acked-by: Mike Turquette <mturquette@linaro.org>
Signed-off-by: Kukjin Kim <kgene.kim@samsung.com>

parent 5e2e0195

Documentation/devicetree/bindings/clock/exynos4-clock.txt

+1 −1

Original line number	Diff line number	Diff line
		@@ -91,7 +91,7 @@ Exynos4 SoC and this is specified where applicable.
		sclk_i2s1 167
		sclk_i2s2 168
		sclk_mipihsi 169 Exynos4412

		sclk_mfc 170

		[Peripheral Clock Gates]

drivers/clk/samsung/clk-exynos4.c

+2 −2

Original line number	Diff line number	Diff line
		@@ -122,7 +122,7 @@ enum exynos4_clks {
		sclk_sata, sclk_uart0, sclk_uart1, sclk_uart2, sclk_uart3, sclk_uart4,
		sclk_audio1, sclk_audio2, sclk_spdif, sclk_spi0, sclk_spi1, sclk_spi2,
		sclk_slimbus, sclk_fimd1, sclk_mipi1, sclk_pcm1, sclk_pcm2, sclk_i2s1,
		sclk_i2s2, sclk_mipihsi,
		sclk_i2s2, sclk_mipihsi, sclk_mfc,

		/* gate clocks */
		fimc0 = 256, fimc1, fimc2, fimc3, csis0, csis1, jpeg, smmu_fimc0,
		@@ -355,7 +355,7 @@ struct samsung_div_clock exynos4_div_clks[] __initdata = {
		DIV(none, "div_cam1", "mout_cam1", DIV_CAM, 20, 4),
		DIV(none, "div_csis0", "mout_csis0", DIV_CAM, 24, 4),
		DIV(none, "div_csis1", "mout_csis1", DIV_CAM, 28, 4),
		DIV(none, "div_mfc", "mout_mfc", DIV_MFC, 0, 4),
		DIV(sclk_mfc, "sclk_mfc", "mout_mfc", DIV_MFC, 0, 4),
		DIV(none, "div_g3d", "mout_g3d", DIV_G3D, 0, 4),
		DIV(none, "div_fimd0", "mout_fimd0", DIV_LCD0, 0, 4),
		DIV(none, "div_mipi0", "mout_mipi0", DIV_LCD0, 16, 4),