Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 1f312ab3 authored by George Shen's avatar George Shen
Browse files

msm: kgsl: Bypass GMU write/read buffers 



Write/read buffers in GMU are not ready to use in SDM845. Disable
them to avoid potential stability issue.

CRs-Fixed: 2085877
Change-Id: I2f64323a5f75027ae2987cee51bcf42dd7597d1d
Signed-off-by: default avatarGeorge Shen <sqiao@codeaurora.org>
parent 5f300da0

drivers/gpu/msm/a6xx_reg.h

+1 −0
Original line number Diff line number Diff line
@@ -801,6 +801,7 @@ 
#define A6XX_GMU_DCVS_PERF_SETTING		0x1CBFD

#define A6XX_GMU_DCVS_BW_SETTING		0x1CBFE

#define A6XX_GMU_DCVS_RETURN			0x1CBFF

#define A6XX_GMU_SYS_BUS_CONFIG			0x1F40F

#define A6XX_GMU_CM3_SYSRESET			0x1F800

#define A6XX_GMU_CM3_BOOT_CONFIG		0x1F801

#define A6XX_GMU_CM3_FW_BUSY			0x1F81A

drivers/gpu/msm/adreno_a6xx.c

+3 −0
Original line number Diff line number Diff line
@@ -904,6 +904,9 @@ static void a6xx_gmu_power_config(struct kgsl_device *device) 


	/* Configure registers for idle setting. The setting is cumulative */



	/* Disable GMU WB/RB buffer */

	kgsl_gmu_regwrite(device, A6XX_GMU_SYS_BUS_CONFIG, 0x1);



	kgsl_gmu_regwrite(device,

		A6XX_GMU_PWR_COL_INTER_FRAME_CTRL,  0x9C40400);