Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 1d0738ea authored by Magnus Damm's avatar Magnus Damm Committed by Paul Mundt
Browse files

ARM: mach-shmobile: Use SCIFA and SCIFB port types on sh7377 



Update the sh7377 serial port types to make use of
PORT_SCIFA and PORT_SCIFB. This makes the software
match the sh7377 data sheet.

Signed-off-by: default avatarMagnus Damm <damm@opensource.se>
Signed-off-by: default avatarPaul Mundt <lethal@linux-sh.org>
parent f61831ee

arch/arm/mach-shmobile/setup-sh7377.c

+8 −8
Original line number Original line Diff line number Diff line
@@ -38,7 +38,7 @@ static struct plat_sci_port scif0_platform_data = { 
	.flags		= UPF_BOOT_AUTOCONF,

	.flags		= UPF_BOOT_AUTOCONF,

	.scscr		= SCSCR_RE | SCSCR_TE,

	.scscr		= SCSCR_RE | SCSCR_TE,

	.scbrr_algo_id	= SCBRR_ALGO_4,

	.scbrr_algo_id	= SCBRR_ALGO_4,

	.type		= PORT_SCIF,

	.type		= PORT_SCIFA,

	.irqs		= { evt2irq(0xc00), evt2irq(0xc00),

	.irqs		= { evt2irq(0xc00), evt2irq(0xc00),

			    evt2irq(0xc00), evt2irq(0xc00) },

			    evt2irq(0xc00), evt2irq(0xc00) },

};

};
@@ -57,7 +57,7 @@ static struct plat_sci_port scif1_platform_data = { 
	.flags		= UPF_BOOT_AUTOCONF,

	.flags		= UPF_BOOT_AUTOCONF,

	.scscr		= SCSCR_RE | SCSCR_TE,

	.scscr		= SCSCR_RE | SCSCR_TE,

	.scbrr_algo_id	= SCBRR_ALGO_4,

	.scbrr_algo_id	= SCBRR_ALGO_4,

	.type		= PORT_SCIF,

	.type		= PORT_SCIFA,

	.irqs		= { evt2irq(0xc20), evt2irq(0xc20),

	.irqs		= { evt2irq(0xc20), evt2irq(0xc20),

			    evt2irq(0xc20), evt2irq(0xc20) },

			    evt2irq(0xc20), evt2irq(0xc20) },

};

};
@@ -76,7 +76,7 @@ static struct plat_sci_port scif2_platform_data = { 
	.flags		= UPF_BOOT_AUTOCONF,

	.flags		= UPF_BOOT_AUTOCONF,

	.scscr		= SCSCR_RE | SCSCR_TE,

	.scscr		= SCSCR_RE | SCSCR_TE,

	.scbrr_algo_id	= SCBRR_ALGO_4,

	.scbrr_algo_id	= SCBRR_ALGO_4,

	.type		= PORT_SCIF,

	.type		= PORT_SCIFA,

	.irqs		= { evt2irq(0xc40), evt2irq(0xc40),

	.irqs		= { evt2irq(0xc40), evt2irq(0xc40),

			    evt2irq(0xc40), evt2irq(0xc40) },

			    evt2irq(0xc40), evt2irq(0xc40) },

};

};
@@ -95,7 +95,7 @@ static struct plat_sci_port scif3_platform_data = { 
	.flags		= UPF_BOOT_AUTOCONF,

	.flags		= UPF_BOOT_AUTOCONF,

	.scscr		= SCSCR_RE | SCSCR_TE,

	.scscr		= SCSCR_RE | SCSCR_TE,

	.scbrr_algo_id	= SCBRR_ALGO_4,

	.scbrr_algo_id	= SCBRR_ALGO_4,

	.type		= PORT_SCIF,

	.type		= PORT_SCIFA,

	.irqs		= { evt2irq(0xc60), evt2irq(0xc60),

	.irqs		= { evt2irq(0xc60), evt2irq(0xc60),

			    evt2irq(0xc60), evt2irq(0xc60) },

			    evt2irq(0xc60), evt2irq(0xc60) },

};

};
@@ -114,7 +114,7 @@ static struct plat_sci_port scif4_platform_data = { 
	.flags		= UPF_BOOT_AUTOCONF,

	.flags		= UPF_BOOT_AUTOCONF,

	.scscr		= SCSCR_RE | SCSCR_TE,

	.scscr		= SCSCR_RE | SCSCR_TE,

	.scbrr_algo_id	= SCBRR_ALGO_4,

	.scbrr_algo_id	= SCBRR_ALGO_4,

	.type		= PORT_SCIF,

	.type		= PORT_SCIFA,

	.irqs		= { evt2irq(0xd20), evt2irq(0xd20),

	.irqs		= { evt2irq(0xd20), evt2irq(0xd20),

			    evt2irq(0xd20), evt2irq(0xd20) },

			    evt2irq(0xd20), evt2irq(0xd20) },

};

};
@@ -133,7 +133,7 @@ static struct plat_sci_port scif5_platform_data = { 
	.flags		= UPF_BOOT_AUTOCONF,

	.flags		= UPF_BOOT_AUTOCONF,

	.scscr		= SCSCR_RE | SCSCR_TE,

	.scscr		= SCSCR_RE | SCSCR_TE,

	.scbrr_algo_id	= SCBRR_ALGO_4,

	.scbrr_algo_id	= SCBRR_ALGO_4,

	.type		= PORT_SCIF,

	.type		= PORT_SCIFA,

	.irqs		= { evt2irq(0xd40), evt2irq(0xd40),

	.irqs		= { evt2irq(0xd40), evt2irq(0xd40),

			    evt2irq(0xd40), evt2irq(0xd40) },

			    evt2irq(0xd40), evt2irq(0xd40) },

};

};
@@ -152,7 +152,7 @@ static struct plat_sci_port scif6_platform_data = { 
	.flags		= UPF_BOOT_AUTOCONF,

	.flags		= UPF_BOOT_AUTOCONF,

	.scscr		= SCSCR_RE | SCSCR_TE,

	.scscr		= SCSCR_RE | SCSCR_TE,

	.scbrr_algo_id	= SCBRR_ALGO_4,

	.scbrr_algo_id	= SCBRR_ALGO_4,

	.type		= PORT_SCIF,

	.type		= PORT_SCIFA,

	.irqs		= { intcs_evt2irq(0x1a80), intcs_evt2irq(0x1a80),

	.irqs		= { intcs_evt2irq(0x1a80), intcs_evt2irq(0x1a80),

			    intcs_evt2irq(0x1a80), intcs_evt2irq(0x1a80) },

			    intcs_evt2irq(0x1a80), intcs_evt2irq(0x1a80) },

};

};
@@ -171,7 +171,7 @@ static struct plat_sci_port scif7_platform_data = { 
	.flags		= UPF_BOOT_AUTOCONF,

	.flags		= UPF_BOOT_AUTOCONF,

	.scscr		= SCSCR_RE | SCSCR_TE,

	.scscr		= SCSCR_RE | SCSCR_TE,

	.scbrr_algo_id	= SCBRR_ALGO_4,

	.scbrr_algo_id	= SCBRR_ALGO_4,

	.type		= PORT_SCIF,

	.type		= PORT_SCIFB,

	.irqs		= { evt2irq(0xd60), evt2irq(0xd60),

	.irqs		= { evt2irq(0xd60), evt2irq(0xd60),

			    evt2irq(0xd60), evt2irq(0xd60) },

			    evt2irq(0xd60), evt2irq(0xd60) },

};

};