Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 1afbf617 authored by Zhao Qiang's avatar Zhao Qiang Committed by Scott Wood
Browse files

T104xQDS: Add qe node to t104xqds 



add qe node to t104xqds.dtsi

Signed-off-by: default avatarZhao Qiang <qiang.zhao@nxp.com>
Signed-off-by: default avatarScott Wood <oss@buserror.net>
parent df02087d

arch/powerpc/boot/dts/fsl/t104xqds.dtsi

+38 −0
Original line number Diff line number Diff line
@@ -366,4 +366,42 @@ 
				  0 0x00010000>;

		};

	};



	qe: qe@ffe140000 {

		ranges = <0x0 0xf 0xfe140000 0x40000>;

		reg = <0xf 0xfe140000 0 0x480>;

		brg-frequency = <0>;

		bus-frequency = <0>;



		si1: si@700 {

			compatible = "fsl,t1040-qe-si";

			reg = <0x700 0x80>;

		};



		siram1: siram@1000 {

			compatible = "fsl,t1040-qe-siram";

			reg = <0x1000 0x800>;

		};



		ucc_hdlc: ucc@2000 {

			compatible = "fsl,ucc-hdlc";

			rx-clock-name = "clk8";

			tx-clock-name = "clk9";

			fsl,rx-sync-clock = "rsync_pin";

			fsl,tx-sync-clock = "tsync_pin";

			fsl,tx-timeslot-mask = <0xfffffffe>;

			fsl,rx-timeslot-mask = <0xfffffffe>;

			fsl,tdm-framer-type = "e1";

			fsl,tdm-id = <0>;

			fsl,siram-entry-id = <0>;

			fsl,tdm-interface;

		};



		ucc_serial: ucc@2200 {

			compatible = "fsl,t1040-ucc-uart";

			port-number = <0>;

			rx-clock-name = "brg2";

			tx-clock-name = "brg2";

		};

	};

};