Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 16a624a9 authored by Sascha Hauer's avatar Sascha Hauer Committed by Matthias Brugger
Browse files

soc: mediatek: Add infracfg misc driver support 



This adds support for some miscellaneous bits of the infracfg controller.
The mtk_infracfg_set/clear_bus_protection functions are necessary for
the scpsys power domain driver to handle the bus protection bits which
are contained in the infacfg register space.

Signed-off-by: default avatarSascha Hauer <s.hauer@pengutronix.de>
Reviewed-by: default avatarDaniel Kurtz <djkurtz@chromium.org>
Signed-off-by: default avatarMatthias Brugger <matthias.bgg@gmail.com>
parent d770e558

drivers/soc/mediatek/Kconfig

+9 −0
Original line number Diff line number Diff line 
#

# MediaTek SoC drivers

#

config MTK_INFRACFG

	bool "MediaTek INFRACFG Support"

	depends on ARCH_MEDIATEK || COMPILE_TEST

	select REGMAP

	help

	  Say yes here to add support for the MediaTek INFRACFG controller. The

	  INFRACFG controller contains various infrastructure registers not

	  directly associated to any device.



config MTK_PMIC_WRAP

	tristate "MediaTek PMIC Wrapper Support"

	depends on ARCH_MEDIATEK

drivers/soc/mediatek/Makefile

+1 −0
Original line number Diff line number Diff line 
obj-$(CONFIG_MTK_INFRACFG) += mtk-infracfg.o

obj-$(CONFIG_MTK_PMIC_WRAP) += mtk-pmic-wrap.o

drivers/soc/mediatek/mtk-infracfg.c

0 → 100644
+91 −0
Original line number Diff line number Diff line 
/*

 * Copyright (c) 2015 Pengutronix, Sascha Hauer <kernel@pengutronix.de>

 *

 * This program is free software; you can redistribute it and/or modify

 * it under the terms of the GNU General Public License version 2 as

 * published by the Free Software Foundation.

 *

 * This program is distributed in the hope that it will be useful,

 * but WITHOUT ANY WARRANTY; without even the implied warranty of

 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the

 * GNU General Public License for more details.

 */



#include <linux/export.h>

#include <linux/jiffies.h>

#include <linux/regmap.h>

#include <linux/soc/mediatek/infracfg.h>

#include <asm/processor.h>



#define INFRA_TOPAXI_PROTECTEN		0x0220

#define INFRA_TOPAXI_PROTECTSTA1	0x0228



/**

 * mtk_infracfg_set_bus_protection - enable bus protection

 * @regmap: The infracfg regmap

 * @mask: The mask containing the protection bits to be enabled.

 *

 * This function enables the bus protection bits for disabled power

 * domains so that the system does not hang when some unit accesses the

 * bus while in power down.

 */

int mtk_infracfg_set_bus_protection(struct regmap *infracfg, u32 mask)

{

	unsigned long expired;

	u32 val;

	int ret;



	regmap_update_bits(infracfg, INFRA_TOPAXI_PROTECTEN, mask, mask);



	expired = jiffies + HZ;



	while (1) {

		ret = regmap_read(infracfg, INFRA_TOPAXI_PROTECTSTA1, &val);

		if (ret)

			return ret;



		if ((val & mask) == mask)

			break;



		cpu_relax();

		if (time_after(jiffies, expired))

			return -EIO;

	}



	return 0;

}



/**

 * mtk_infracfg_clear_bus_protection - disable bus protection

 * @regmap: The infracfg regmap

 * @mask: The mask containing the protection bits to be disabled.

 *

 * This function disables the bus protection bits previously enabled with

 * mtk_infracfg_set_bus_protection.

 */

int mtk_infracfg_clear_bus_protection(struct regmap *infracfg, u32 mask)

{

	unsigned long expired;

	int ret;



	regmap_update_bits(infracfg, INFRA_TOPAXI_PROTECTEN, mask, 0);



	expired = jiffies + HZ;



	while (1) {

		u32 val;



		ret = regmap_read(infracfg, INFRA_TOPAXI_PROTECTSTA1, &val);

		if (ret)

			return ret;



		if (!(val & mask))

			break;



		cpu_relax();

		if (time_after(jiffies, expired))

			return -EIO;

	}



	return 0;

}

include/linux/soc/mediatek/infracfg.h

0 → 100644
+26 −0
Original line number Diff line number Diff line 
#ifndef __SOC_MEDIATEK_INFRACFG_H

#define __SOC_MEDIATEK_INFRACFG_H



#define MT8173_TOP_AXI_PROT_EN_MCI_M2		BIT(0)

#define MT8173_TOP_AXI_PROT_EN_MM_M0		BIT(1)

#define MT8173_TOP_AXI_PROT_EN_MM_M1		BIT(2)

#define MT8173_TOP_AXI_PROT_EN_MMAPB_S		BIT(6)

#define MT8173_TOP_AXI_PROT_EN_L2C_M2		BIT(9)

#define MT8173_TOP_AXI_PROT_EN_L2SS_SMI		BIT(11)

#define MT8173_TOP_AXI_PROT_EN_L2SS_ADD		BIT(12)

#define MT8173_TOP_AXI_PROT_EN_CCI_M2		BIT(13)

#define MT8173_TOP_AXI_PROT_EN_MFG_S		BIT(14)

#define MT8173_TOP_AXI_PROT_EN_PERI_M0		BIT(15)

#define MT8173_TOP_AXI_PROT_EN_PERI_M1		BIT(16)

#define MT8173_TOP_AXI_PROT_EN_DEBUGSYS		BIT(17)

#define MT8173_TOP_AXI_PROT_EN_CQ_DMA		BIT(18)

#define MT8173_TOP_AXI_PROT_EN_GCPU		BIT(19)

#define MT8173_TOP_AXI_PROT_EN_IOMMU		BIT(20)

#define MT8173_TOP_AXI_PROT_EN_MFG_M0		BIT(21)

#define MT8173_TOP_AXI_PROT_EN_MFG_M1		BIT(22)

#define MT8173_TOP_AXI_PROT_EN_MFG_SNOOP_OUT	BIT(23)



int mtk_infracfg_set_bus_protection(struct regmap *infracfg, u32 mask);

int mtk_infracfg_clear_bus_protection(struct regmap *infracfg, u32 mask);



#endif /* __SOC_MEDIATEK_INFRACFG_H */