Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 14924ba2 authored by Soren Brinkmann's avatar Soren Brinkmann Committed by Michal Simek
Browse files

clk/zynq/pll: Fix documentation for PLL register function

parent 3b2f64d0
Loading
Loading
Loading
Loading
+7 −1
Original line number Diff line number Diff line
@@ -182,7 +182,13 @@ static const struct clk_ops zynq_pll_ops = {

/**
 * clk_register_zynq_pll() - Register PLL with the clock framework
 * @np	Pointer to the DT device node
 * @name	PLL name
 * @parent	Parent clock name
 * @pll_ctrl	Pointer to PLL control register
 * @pll_status	Pointer to PLL status register
 * @lock_index	Bit index to this PLL's lock status bit in @pll_status
 * @lock	Register lock
 * Returns handle to the registered clock.
 */
struct clk *clk_register_zynq_pll(const char *name, const char *parent,
		void __iomem *pll_ctrl, void __iomem *pll_status, u8 lock_index,