Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 12ce0da6 authored by Zhen Kong's avatar Zhen Kong
Browse files

ARM: dts: msm: Enable SMMU S1 translation for crypto drivers on sdm845 



Enable SMMU stage 1 translation for crypto drivers to protect the
kernel memory during crypto BAM transfers; and qcedev device changes
to use pipe pair 3.

Change-Id: I592caa337e55ee0cc81f58049d8f890a330ee287
Signed-off-by: default avatarZhen Kong <zkong@codeaurora.org>
parent f4940ab1

arch/arm64/boot/dts/qcom/sdm845.dtsi

+7 −7
Original line number Original line Diff line number Diff line
@@ -2689,7 +2689,7 @@ 
			<0x1dc4000 0x24000>;

			<0x1dc4000 0x24000>;

		reg-names = "crypto-base","crypto-bam-base";

		reg-names = "crypto-base","crypto-bam-base";

		interrupts = <0 272 0>;

		interrupts = <0 272 0>;

		qcom,bam-pipe-pair = <1>;

		qcom,bam-pipe-pair = <3>;

		qcom,ce-hw-instance = <0>;

		qcom,ce-hw-instance = <0>;

		qcom,ce-device = <0>;

		qcom,ce-device = <0>;

		qcom,ce-hw-shared;

		qcom,ce-hw-shared;
@@ -2708,9 +2708,9 @@ 
			 <&clock_gcc GCC_CE1_AXI_CLK>;

			 <&clock_gcc GCC_CE1_AXI_CLK>;

		qcom,ce-opp-freq = <171430000>;

		qcom,ce-opp-freq = <171430000>;

		qcom,request-bw-before-clk;

		qcom,request-bw-before-clk;

		qcom,smmu-s1-bypass;

		qcom,smmu-s1-enable;

		iommus = <&apps_smmu 0x702 0x1>,

		iommus = <&apps_smmu 0x706 0x1>,

			 <&apps_smmu 0x712 0x1>;

			 <&apps_smmu 0x716 0x1>;

	};

	};





	qcom_msmhdcp: qcom,msm_hdcp {

	qcom_msmhdcp: qcom,msm_hdcp {
@@ -2749,9 +2749,9 @@ 
		qcom,use-sw-ahash-algo;

		qcom,use-sw-ahash-algo;

		qcom,use-sw-aead-algo;

		qcom,use-sw-aead-algo;

		qcom,use-sw-hmac-algo;

		qcom,use-sw-hmac-algo;

		qcom,smmu-s1-bypass;

		qcom,smmu-s1-enable;

		iommus = <&apps_smmu 0x704 0x3>,

		iommus = <&apps_smmu 0x704 0x1>,

			 <&apps_smmu 0x714 0x3>;

			 <&apps_smmu 0x714 0x1>;

	};

	};





	qcom,msm_gsi {

	qcom,msm_gsi {