Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 11477677 authored by Aaro Koskinen's avatar Aaro Koskinen Committed by Paul Mundt
Browse files

sisfb: delete unused register I/O macros 



Delete unused register I/O macros.

Signed-off-by: default avatarAaro Koskinen <aaro.koskinen@iki.fi>
Cc: Thomas Winischhofer <thomas@winischhofer.net>
Signed-off-by: default avatarPaul Mundt <lethal@linux-sh.org>
parent ad78adb4

drivers/video/sis/sis.h

+1 −53
Original line number Diff line number Diff line
@@ -307,7 +307,7 @@ 
#define VB2_LCDOVER1600BRIDGE	(VB2_307T  | VB2_307LV)

#define VB2_RAMDAC202MHZBRIDGE	(VB2_301C  | VB2_307T)



/* I/O port access macros and functions */

/* I/O port access functions */



void SiS_SetReg(SISIOADDRESS, u8, u8);

void SiS_SetRegByte(SISIOADDRESS, u8);
@@ -321,58 +321,6 @@ u8 SiS_GetRegByte(SISIOADDRESS); 
u16 SiS_GetRegShort(SISIOADDRESS);

u32 SiS_GetRegLong(SISIOADDRESS);



#define inSISREG(base)		inb(base)



#define outSISREG(base,val)	outb(val,base)



#define orSISREG(base,val)      			\

		do {					\

			u8 __Temp = inSISREG(base); 	\

			outSISREG(base, __Temp | (val));\

		} while (0)



#define andSISREG(base,val)     			\

		do {					\

			u8 __Temp = inSISREG(base); 	\

			outSISREG(base, __Temp & (val));\

		} while (0)



#define inSISIDXREG(base,idx,var)			\

		do {					\

			outSISREG(base, idx); 		\

			var = inSISREG((base)+1);	\

		} while (0)



#define outSISIDXREG(base,idx,val)			\

		do {					\

			outSISREG(base, idx);		\

			outSISREG((base)+1, val);	\

		} while (0)



#define orSISIDXREG(base,idx,val)				\

		do {						\

			u8 __Temp; 				\

			outSISREG(base, idx);   		\

			__Temp = inSISREG((base)+1) | (val); 	\

			outSISREG((base)+1, __Temp);		\

		} while (0)



#define andSISIDXREG(base,idx,and)				\

		do {						\

			u8 __Temp; 				\

			outSISREG(base, idx);   		\

			__Temp = inSISREG((base)+1) & (and); 	\

			outSISREG((base)+1, __Temp);		\

		} while (0)



#define setSISIDXREG(base,idx,and,or)   				\

		do {							\

			u8 __Temp; 					\

			outSISREG(base, idx);				\

			__Temp = (inSISREG((base)+1) & (and)) | (or); 	\

			outSISREG((base)+1, __Temp);			\

		} while (0)



/* MMIO access macros */

#define MMIO_IN8(base, offset)  readb((base+offset))

#define MMIO_IN16(base, offset) readw((base+offset))