Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 0ba82c95 authored by Cyrille Pitchen's avatar Cyrille Pitchen Committed by Wolfram Sang
Browse files

i2c: at91: update documentation for DT bindings 



add a new value "atmel,sama5d2-i2c" for the "compatible" property.
add a new optional property "atmel,fifo-size" to enable FIFO support when
available.
add missing optional properties "dmas" and "dma-names".

Signed-off-by: default avatarCyrille Pitchen <cyrille.pitchen@atmel.com>
Acked-by: default avatarLudovic Desroches <ludovic.desroches@atmel.com>
Signed-off-by: default avatarWolfram Sang <wsa@the-dreams.de>
parent e84cf8f0

Documentation/devicetree/bindings/i2c/i2c-at91.txt

+28 −2
Original line number Diff line number Diff line
@@ -2,8 +2,8 @@ I2C for Atmel platforms 


Required properties :

- compatible : Must be "atmel,at91rm9200-i2c", "atmel,at91sam9261-i2c",

     "atmel,at91sam9260-i2c", "atmel,at91sam9g20-i2c", "atmel,at91sam9g10-i2c"

     or "atmel,at91sam9x5-i2c"

     "atmel,at91sam9260-i2c", "atmel,at91sam9g20-i2c", "atmel,at91sam9g10-i2c",

     "atmel,at91sam9x5-i2c" or "atmel,sama5d2-i2c"

- reg: physical base address of the controller and length of memory mapped

     region.

- interrupts: interrupt number to the cpu.
@@ -13,6 +13,10 @@ Required properties : 


Optional properties:

- clock-frequency: Desired I2C bus frequency in Hz, otherwise defaults to 100000

- dmas: A list of two dma specifiers, one for each entry in dma-names.

- dma-names: should contain "tx" and "rx".

- atmel,fifo-size: maximum number of data the RX and TX FIFOs can store for FIFO

  capable I2C controllers.

- Child nodes conforming to i2c bus binding



Examples :
@@ -32,3 +36,25 @@ i2c0: i2c@fff84000 { 
		pagesize = <128>;

	}

}



i2c0: i2c@f8034600 {

	compatible = "atmel,sama5d2-i2c";

	reg = <0xf8034600 0x100>;

	interrupts = <19 IRQ_TYPE_LEVEL_HIGH 7>;

	dmas = <&dma0

		(AT91_XDMAC_DT_MEM_IF(0) | AT91_XDMAC_DT_PER_IF(1))

		AT91_XDMAC_DT_PERID(11)>,

	       <&dma0

		(AT91_XDMAC_DT_MEM_IF(0) | AT91_XDMAC_DT_PER_IF(1))

		AT91_XDMAC_DT_PERID(12)>;

	dma-names = "tx", "rx";

	#address-cells = <1>;

	#size-cells = <0>;

	clocks = <&flx0>;

	atmel,fifo-size = <16>;



	wm8731: wm8731@1a {

		compatible = "wm8731";

		reg = <0x1a>;

	};

};