Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 0ae8c000 authored by Duc Dang's avatar Duc Dang
Browse files

arm64: dts: Add the arasan mmc DTS entries for APm X-Gene v2 SoC 



This patch adds the arasan mmc nodes to reuse the of-arasan
driver for APM X-Gene v2 SoC platforms.

Signed-off-by: default avatarDuc Dang <dhdang@apm.com>
parent 8f74e861

arch/arm64/boot/dts/apm/apm-merlin.dts

+4 −0
Original line number Diff line number Diff line
@@ -70,3 +70,7 @@ 
&xgenet1 {

	status = "ok";

};



&mmc0 {

	status = "ok";

};

arch/arm64/boot/dts/apm/apm-shadowcat.dtsi

+44 −0
Original line number Diff line number Diff line
@@ -140,6 +140,40 @@ 
				clock-output-names = "socplldiv2";

			};



			ahbclk: ahbclk@1f2ac000 {

				compatible = "apm,xgene-device-clock";

				#clock-cells = <1>;

				clocks = <&socplldiv2 0>;

				reg = <0x0 0x1f2ac000 0x0 0x1000

					0x0 0x17000000 0x0 0x2000>;

				reg-names = "csr-reg", "div-reg";

				csr-offset = <0x0>;

				csr-mask = <0x1>;

				enable-offset = <0x8>;

				enable-mask = <0x1>;

				divider-offset = <0x164>;

				divider-width = <0x5>;

				divider-shift = <0x0>;

				clock-output-names = "ahbclk";

			};



			sdioclk: sdioclk@1f2ac000 {

				compatible = "apm,xgene-device-clock";

				#clock-cells = <1>;

				clocks = <&socplldiv2 0>;

				reg = <0x0 0x1f2ac000 0x0 0x1000

					0x0 0x17000000 0x0 0x2000>;

				reg-names = "csr-reg", "div-reg";

				csr-offset = <0x0>;

				csr-mask = <0x2>;

				enable-offset = <0x8>;

				enable-mask = <0x2>;

				divider-offset = <0x178>;

				divider-width = <0x8>;

				divider-shift = <0x0>;

				clock-output-names = "sdioclk";

			};



			pcie0clk: pcie0clk@1f2bc000 {

				compatible = "apm,xgene-device-clock";

				#clock-cells = <1>;
@@ -224,6 +258,16 @@ 
			dma-coherent;

		};



		mmc0: mmc@1c000000 {

			compatible = "arasan,sdhci-4.9a";

			reg = <0x0 0x1c000000 0x0 0x100>;

			interrupts = <0x0 0x49 0x4>;

			dma-coherent;

			no-1-8-v;

			clock-names = "clk_xin", "clk_ahb";

			clocks = <&sdioclk 0>, <&ahbclk 0>;

		};



		sbgpio: sbgpio@17001000{

			compatible = "apm,xgene-gpio-sb";

			reg = <0x0 0x17001000 0x0 0x400>;