Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 09cee455 authored by David Heidelberg's avatar David Heidelberg Committed by Greg Kroah-Hartman
Browse files

ARM: dts: qcom: fix gic_irq_domain_translate warnings for msm8960 



[ Upstream commit 6f7e221e7a5cfc3299616543fce42b36e631497b ]

IRQ types blindly copied from very similar APQ8064.

Fixes warnings as:
WARNING: CPU: 0 PID: 1 at drivers/irqchip/irq-gic.c:1080 gic_irq_domain_translate+0x118/0x120
...

Tested-by: LogicalErzor <logicalerzor@gmail.com> # boot-tested on Samsung S3
Signed-off-by: default avatarDavid Heidelberg <david@ixit.cz>
Signed-off-by: default avatarBjorn Andersson <bjorn.andersson@linaro.org>
Link: https://lore.kernel.org/r/20220108174229.60384-1-david@ixit.cz


Signed-off-by: default avatarSasha Levin <sashal@kernel.org>
parent 721a15d2

arch/arm/boot/dts/qcom-msm8960.dtsi

+5 −3
Original line number Diff line number Diff line
@@ -139,7 +139,9 @@ 
			reg		= <0x108000 0x1000>;

			qcom,ipc	= <&l2cc 0x8 2>;



			interrupts	= <0 19 0>, <0 21 0>, <0 22 0>;

			interrupts	= <GIC_SPI 19 IRQ_TYPE_EDGE_RISING>,

					  <GIC_SPI 21 IRQ_TYPE_EDGE_RISING>,

					  <GIC_SPI 22 IRQ_TYPE_EDGE_RISING>;

			interrupt-names	= "ack", "err", "wakeup";



			regulators {
@@ -185,7 +187,7 @@ 
				compatible = "qcom,msm-uartdm-v1.3", "qcom,msm-uartdm";

				reg = <0x16440000 0x1000>,

				      <0x16400000 0x1000>;

				interrupts = <0 154 0x0>;

				interrupts = <GIC_SPI 154 IRQ_TYPE_LEVEL_HIGH>;

				clocks = <&gcc GSBI5_UART_CLK>, <&gcc GSBI5_H_CLK>;

				clock-names = "core", "iface";

				status = "disabled";
@@ -311,7 +313,7 @@ 
				#address-cells = <1>;

				#size-cells = <0>;

				reg = <0x16080000 0x1000>;

				interrupts = <0 147 0>;

				interrupts = <GIC_SPI 147 IRQ_TYPE_LEVEL_HIGH>;

				spi-max-frequency = <24000000>;

				cs-gpios = <&msmgpio 8 0>;