Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 077cb856 authored by Dmitry Osipenko's avatar Dmitry Osipenko Committed by Greg Kroah-Hartman
Browse files

soc/tegra: pmc: Fix imbalanced clock disabling in error code path 



commit 19221e3083020bd9537624caa0ee0145ed92ba36 upstream.

The tegra_powergate_power_up() has a typo in the error code path where it
will try to disable clocks twice, fix it. In practice that error never
happens, so this is a minor correction.

Tested-by: Peter Geis <pgwipeout@gmail.com> # Ouya T30
Tested-by: Nicolas Chauvet <kwizart@gmail.com> # PAZ00 T20 and TK1 T124
Tested-by: Matt Merhar <mattmerhar@protonmail.com> # Ouya T30
Signed-off-by: default avatarDmitry Osipenko <digetx@gmail.com>
Signed-off-by: default avatarThierry Reding <treding@nvidia.com>
Signed-off-by: default avatarGreg Kroah-Hartman <gregkh@linuxfoundation.org>
parent 146934b1

drivers/soc/tegra/pmc.c

+1 −1
Original line number Original line Diff line number Diff line
@@ -384,7 +384,7 @@ static int tegra_powergate_power_up(struct tegra_powergate *pg, 




	err = tegra_powergate_enable_clocks(pg);

	err = tegra_powergate_enable_clocks(pg);

	if (err)

	if (err)

		goto disable_clks;

		goto powergate_off;





	usleep_range(10, 20);

	usleep_range(10, 20);