Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 04fa11ea authored by Jason Gaston's avatar Jason Gaston Committed by Ingo Molnar
Browse files

x86: intel_cacheinfo.c: cpu cache info entry for Intel Tolapai 



This patch adds a cpu cache info entry for the Intel Tolapai cpu.

Signed-off-by: default avatarJason Gaston <jason.d.gaston@intel.com>
Signed-off-by: default avatarIngo Molnar <mingo@elte.hu>
Signed-off-by: default avatarThomas Gleixner <tglx@linutronix.de>
parent c0a698b7

arch/x86/kernel/cpu/intel_cacheinfo.c

+1 −0
Original line number Diff line number Diff line
@@ -49,6 +49,7 @@ static struct _cache_table cache_table[] __cpuinitdata = 
	{ 0x3c, LVL_2,      256 },	/* 4-way set assoc, sectored cache, 64 byte line size */

	{ 0x3d, LVL_2,      384 },	/* 6-way set assoc, sectored cache, 64 byte line size */

	{ 0x3e, LVL_2,      512 },	/* 4-way set assoc, sectored cache, 64 byte line size */

	{ 0x3f, LVL_2,      256 },	/* 2-way set assoc, 64 byte line size */

	{ 0x41, LVL_2,      128 },	/* 4-way set assoc, 32 byte line size */

	{ 0x42, LVL_2,      256 },	/* 4-way set assoc, 32 byte line size */

	{ 0x43, LVL_2,      512 },	/* 4-way set assoc, 32 byte line size */